INTEGRATED CIRCUITS

Product specification File under Integrated Circuits, IC22 1996 Nov 04

1 FEATURES

- Digital 8-bit luminance input [video (Y) or CVBS]
- Digital 8-bit chrominance input [CVBS or C from CVBS, Y/C, S-Video (S-VHS or Hi8)]
- Luminance and chrominance signal processing for main standards PAL, NTSC and SECAM
- Horizontal and vertical sync detection for all standards
- User programmable luminance peaking for aperture correction
- Compatible with memory-based features (line-locked clock, square pixel)
- Cross colour reduction by chrominance comb-filtering for NTSC or special cross-colour cancellation for SECAM
- UV signal delay lines for PAL to correct chrominance phase errors
- Square-pixel format with 768/640 active samples per line
- The bidirectional expansion port (YUV-bus) supports data rates of 780 \times f_H (NTSC) and 944 \times f_H (PAL, SECAM) in 4 : 2 : 2 format
- Brightness, contrast, hue and saturation controls for scaled outputs
- Down-scaling of video windows with 1023 active samples per line and 1023 active lines per frame to randomly sized windows
- 2D data processing for improved signal quality of scaled luminance data, especially for compression applications
- Chroma key (α -generation)
- YUV to RGB conversation including anti-gamma ROM tables for RGB
- 16-word output FIFO (32-bit words)
- Output configurable for 32-, 24- and 16-bit video data bus
- Scaled 16-bit 4 : 2 : 2 YUV output
- Scaled 15-bit RGB (5-5-5+ α) and 24-bit (8-8-8+ α) output
- Scaled 8-bit monochrome output
- Line increment, field sequence (odd/even, interlace/non-interlaced) and vertical reset control for easy memory interfacing
- Output of discontinuous data bursts of scaled video data or continuous data output with corresponding qualifier signals
- Real-time status information
- I²C-bus control
- Only one crystal of 26.8 MHz required
- Clock generator on chip.

2 GENERAL DESCRIPTION

The CMOS circuit SAA7196, digital video decoder, scaler and clock generator (DESCPro), is a highly integrated circuit for DeskTop Video applications. It combines the functions of a digital multistandard decoder (SAA7191B), a digital video scaler (SAA7186) and a clock generator (SAA7197).

The decoder is based on the principle of line-locked clock decoding. It runs at square-pixel frequencies to achieve correct aspect ratio. Monitor controls are provided to ensure best display.

Four data ports are supported:

- Port CVBS7 to CVBS0 of input interface; used in Y/C mode (see Fig.1) to decode digitized luminance and chrominance signals (digitized in two external ADCs). In normal mode, only this input port is used and only one ADC is necessary (see Fig.4)
- Port CHR7 to CHR0 of input interface; used in Y/C mode (see Fig.1) to decode digitized luminance and chrominance signals (digitized in two external ADCs)
- 32-bit VRAM output port; interface to the video memory. It outputs the down-scaled video data; different formats and operation modes are supported by this circuit
- 16-bit expansion port; this is a bidirectional port. In general, it establishes the digital YUV as known from the SAA71x1 family of digital decoders. In addition, the expansion port is configurable to send data from the decoder unit or to accept external data for input into the scaler. In input mode the clock rate and/or the sync signals may be delivered by the external data source.

Decoder and scaler units can run at different clock rates. The decoder processing always operates with a Line Locked Clock (LLC). This clock is derived from the CVBS signal and is suited best for memory based video processing; the LLC clock is always present. The scaler clock may be driven by the LLC clock or by an external clock depending on the configuration of the expansion port.

The circuit is I²C-bus controlled. The I²C-bus interface is clocked by LLC to ensure proper control. The I²C-bus control is identical to that of the SAA7194.

It is divided into two sections:

- Subaddress 00H to 1FH for the decoder part (Tables 16 and 17)
- Subaddress 20H to 3FH for the scaler part (Tables 29 and 30).

3 QUICK REFERENCE DATA

Measured over full voltage and temperature ranges.

4 ORDERING INFORMATION

The programming of the subaddresses for the scaler part becomes effective at the first Vertical Sync (VS) pulse after a transmission.

5 BLOCK DIAGRAM

6 PINNING

Digital video decoder, Scaler and Clock

 V_{SSD7} 120 − digital ground 7 (0 V)

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

7 FUNCTIONAL DESCRIPTION

7.1 Decoder part

PAL, NTSC and SECAM standard colour signals based on line-locked clock are decoded (see Fig.27). In Y/C mode, digitized luminance CVBS7 to CVBS0 and chrominance CHR7 to CHR0 signals (digitized in two external ADCs) are input. In normal mode only CVBS7 to CVBS0 is used. The data rate is 29.5 MHz (50 MHz systems) or 24.54 MHz (60 MHz systems).

7.1.1 CHROMINANCE PROCESSOR

The input signal passes the input interface and the chrominance band-pass filter to eliminate DC components and is finally fed to the multiplicative inputs of a quadrature demodulator, where two subcarrier signals (0 and 90° phase-shifted) from a local digital oscillator (DTO1) are applied.

The frequency is dependent on the present colour standard. The signals are low-pass filtered and amplified in a gain-controlled amplifier. A final low-pass stage provides a correct bandwidth performance.

PAL signals are comb-filtered to eliminate crosstalk between the chrominance channels according to PAL standard requirements.

NTSC signals are comb-filtered to eliminate crosstalk from luminance to chrominance for vertical structures.

SECAM signals are fed through a cloche filter, a phase demodulator and a differentiator to achieve proportionality to the instantaneous frequency. The signals are de-multiplexed in the SECAM recombination stage after passing a de-emphasis stage to provide the two serially transmitted colour difference signals.

The PLL for quadrature demodulation is closed via the cloche filter (to improve noise performance), a phase demodulator, a burst gate accumulator, a loop filter PI1 and a discrete time oscillator DTO1. The gain control loop is closed via the cloche filter, amplitude detector, a burst gate accumulator and a loop filter PI2.

The sequence processor switches signals according to standards.

7.1.2 LUMINANCE PROCESSOR

The data rate of the input signal is reduced to LLC2 frequency by a sample rate converter in the input interface. The high frequency components are emphasized in a prefilter to compensate for losses in the succeeding chrominance trap. The chrominance trap is adjusted to a

centre frequency of 3.58 MHz (NTSC) or 4.4 MHz (PAL, SECAM) to eliminate most of the colour carrier components. The chrominance trap is bypassed for S-VHS signals.

The high frequency components in the luminance signal are 'peaked' using a band-pass filter and a coring stage. The 'peaked' (high frequent) component is added to the 'unpeaked' signal part for sharpness improvement and output via variable delay to the expansion bus.

7.1.3 SYNCHRONIZATION

The sync input signal is reduced in bandwidth to 1 MHz before it is sliced and separated from the luminance signal. The sync pulses are compared in a detector with the divided clock signal of a counter. The resulting output signal is fed to a loop filter that accumulates all the phase deviations. Thereby, a discrete time oscillator DTO2 is driven generating the line frequency control signal LFCO. An external PLL generates the line-locked clock LLC from the signal LFCO. A noise-limited vertical deflection pulse is generated for vertical processing that also inserts artificial pulses if vertical input pulses are missing. 50/60 Hz as well as odd/even field is automatically detected by the identification stage.

7.2 Expansion port

The expansion port is a bidirectional interface for digital video signals YUV15 to YUV0 in 4 : 2 : 2 format (see Table 5). External video signals can be inserted to the scaler or decoded video signals of the decoder part can be output.

The data direction is controlled by pin 95 ($DIR = HIGH$: data from external; see Table 4).

YUV15 to YUV0, HREF, VS, LLCB and CREFB pins are inputs when bits OECL, OEHV, OEYC of subaddress 0E are set to '0'. Different modes are provided (for timing see Figs 6 to 8):

- Mode 0: all bidirectional terminals are outputs. The signal of the decoder part (internal YUV15 to YUV0) is switched to be scaled.
- Mode 1: external YUV15 to YUV0 is input to the scaler. LLCB/CREFB clock system and HREF/VS from the SAA7196 are used to control the external source. It is possible to switch between mode 0 and mode 1 by means of DIR input (see Fig.5).
- Mode 2: External YUV15 to YUV0 is input to the scaler. LLCB/ CREFB clock system and HREF/VS from external are used.

• Mode 3: YUV15 to YUV0 and HREF/VS terminals are inputs. External YUV15 to YUV0 is input to the scaler with HREF/VS reference from external. LLCB/CREFB clock system of the SAA7196 is used.

pixel wise switching of the scaler source is possible because the internal clock and sync sources are used.

7.3 Monitor controls BCS

7.3.1 BRIGHTNESS AND CONTRAST CONTROLS

The luminance signal can be controlled via I²C-bus (see Table 16) by the bits BRIG7 to BRIG0 and CONT6 to CONT0.

Table 2 Contrast control

CONTRAST CONTROL	VALUE
00H	luminance off
40H	CCIR level
7FH	1.9999 amplitude

Table 4 Operation modes; notes 1 to 3

Notes

1. $X =$ don't care.

2. I = input to monitor control/scaler.

3. $O =$ output from decoder.

7.3.2 SATURATION CONTROL

The chrominance signal can be controlled via I2C-bus (see Table 16) by the bits SAT6 to SAT0 and HUE7 to HUE0.

Clipping: all resulting output values are clipped to minimum (equals 1) and maximum (equals 254).

Note

1. $e = even$ pixel number; $o = odd$ pixel number.

0 62×2 /LLC burst CVBS **HSY** $+191$ −64 (1) HSY 0 programming range (step size: 2/LLC) **HCL** $HCL⁽¹⁾$ +127 −128 $\overline{0}$ programming range (step size: 2/LLC) $\frac{1}{2}$ 216 LLC -10×2 /LLC processing delay CVBS - YUV at YDEL = 000b Y−output HREF (50 Hz) 768×2 /LLC 176×2 /LLC -2×2 /LLC PLIN (RTS1) (50 Hz only) 36×2 /LLC \rightarrow 104×2 /LLC HS (50 Hz) 64×2 /LLC· HS (50 Hz)⁽²⁾ $+117$ −118 Ω programming range ł (step size: 8/LLC) -36×2 /LLC HREF (60 Hz) 140×2 /LLC 640×2 /LLC HS (60 Hz) 64×2 /LLC HS (60 Hz)⁽²⁾ $+97$ − Ω programming range (step size: 8/LLC)MHA388 Fig.8 Horizontal sync timing at HRMV = 0 and HRFS = 0 (signals HSY, HCL, HREF, PLIN and HS; 50 and 60 Hz).

Fig.10 Input and output signal levels on expansion port. digital | MHA390 1 $-$ black $+16$ $-$ yellow 100% yellow 75% white 100% $+240$ \leftarrow $- --$ blue 100% blue 75% cyan 100% cyan 75% red 100% red 75% $+16$ $+128$ $+235$ $+254$ 1 $+16$ $+44$ +128 $+240$ +212 +254 1 $+16$ $+44$ $+128$ $+240$ +212 $+254$ luminance levels U-component levels V-component levels signal value digital signal value digital signal value a. Y signal range. b. U signal range (B − Y). c. V signal range (R − Y).

7.3.3 RTCO OUTPUT PIN 44

This real-time control and status output signal contains serial information about actual system clock, subcarrier frequency and PAL/SECAM sequence (see Fig.11). The signal can be used for various applications in external circuits, e.g. in a digital encoder to achieve 'clean' encoding.

7.3.4 RTS1 AND RTS0 OUTPUTS (PINS 34 AND 35)

These outputs can be configured in two modes dependent on bit RTSE (subaddress 0D):

- RTSE = 0: the output RTS0 contains the odd/even field identification bit (HIGH equals odd); output RTS1 contains the inverted PAL/SECAM sequence bit [HIGH equals non-inverted (R – Y)-line/DB-line]
- RTSE = 1: the output RTS0 contains the horizontal lock bit (HIGH equals PLL locked); output RTS1 contains the vertical detection bit (HIGH equals vertical sync detected).

Fig.11 RTCO timing. (1) Sequence bit: SECAM: 0 equals DB-line; 1 equals DR-line. PAL: 0 equals (R − Y) line normal; 1 equals (R − Y) line inverted. NTSC: 0 (no change). (2) Reserve bits: 276 for 50 Hz systems; 188 for 60 Hz systems. 128 clock cycles $\Big|$ 13 0 4 8 14 19 time slot **4 4 4 4 4 4** 63 67 0 | ¹ |22 20 15 10 5 1 time slot $(1 + C/4)$ **RTCO** HPLL increment bits 13 to 0 H/L transition (counter start) 4 bits reserve valid not valid 0 sequence bit (1) 3 bits reserve reserved (2) MHA391 FSCPLL increment bits 22 to 0

7.4 Scaler part

The scaler part receives YUV15 to YUV0 input data in 4 : 2 : 2 format.

The video data from the BCS control are processed in horizontal direction in two separate decimation filters. The luminance component is also processed in vertical direction (VPU_Y).

Chrominance data are interpolated to a 4 : 4 : 4 format; a chroma keying bit is generated. The 4:4:4 YUV data are then converted from the YUV to the RGB domain in a digital matrix. ROM tables in the RGB data path can be used for anti-gamma correction of gamma-corrected input signals. Uncorrected RGB and YUV signals can be bypassed.

A scale control unit generates reference and gate signals for scaling of the processed video data. After data formatting to the various VRAM port formats, the scaled video data are buffered in the 16 word 32-bit output FIFO register. The scaling is performed by pixel and line dropping at the FIFO input. The FIFO output is directly connected to the VRAM output bus VRO31 to VRO0. Specific reference signals support an easy memory interfacing.

7.4.1 DECIMATION FILTERS

The decimation filters perform accurate horizontal filtering of the input data stream.

The signal bandwidth is matched in front of the pixel decimation stage, thus disturbing artifacts, caused by the pixel dropping, are reduced.

The signal bandwidth can be reduced in steps of (see Figs 29 and 30):

2-tap filter = −6 dB at 0.325 pixel rate

3-tap filter = −6 dB at 0.25 pixel rate

4-tap filter = −6 dB at 0.21 pixel rate

5-tap filter = -6 dB at 0.125 pixel rate

9-tap filter = −6 dB at 0.075 pixel rate.

The different characteristics are chosen independently by $I²C$ -bus control bits HF2 to HF0 when AFS = 0 (subaddress 28). In the adaptive mode with $AFS = 1$, the filter characteristics are chosen dependent on the defined sizing parameters (see Table 6).

7.4.2 VERTICAL PROCESSING (VPU_Y)

Luminance data is fed to a vertical filter consisting of a 384×8 -bit RAM and an arithmetic block (see Fig.2). Subsampled and interpolation operations are applied. The luminance data is processed in vertical direction to preserve the video information for small scaling factors and to reduce artifacts caused by the dropping. The available modes respectively transfer functions are selectable by bits VP1 and VP0 (subaddress 28). Adaptive modes, controlled by AFS and AFG bits (subaddresses 28 and 30) are also available (see Table 6).

Note

1. See Chapter 8.

7.4.3 RGB MATRIX

Y data and UV data are converted after interpolation into RGB data according to CCIR601 recommendation. Data is bypassed in 16-bit YUV formats or monochrome modes.

The matrix equations are these considering the digital quantization:

 $R = Y + 1.375 V$ G=Y − 0.703125 V − 0.34375 U $B = Y + 1.734375 U$.

7.4.3.1 Anti-gamma ROM tables

ROM tables are implemented at the matrix output to provide anti-gamma correction of the RGB data. A curve for a gamma of 1.4 is implemented. The tables can be used (bit $RTB = 0$, subaddress 20) to compensate gamma correction for linear data representation of RGB output data.

7.4.4 CHROMINANCE SIGNAL KEYER

The keyer generates an alpha signal to achieve a $5-5-5+\alpha$ RGB alpha output signal. Therefore, the processed UV data amplitudes are compared with thresholds set via I 2C-bus (subaddresses '2C to 2F'). A logic '1' signal is generated if the amplitude is inside the specified amplitude range, otherwise a logic '0' is generated. Keying can be switched off by setting the lower limit higher than the upper limit ('2C or 2E' and '2D or 2F').

7.4.5 SCALE CONTROL AND VERTICAL REGIONS

The scale control block SC includes address/sequence counters to define the current position in the input field and to address the internal VPU memories. To perform scaling, XD of XS pixel selection in horizontal direction and YD of YS line selection in vertical direction are applied. The pixel and line dropping are controlled at the input of the FIFO register.

The scaling ratio in horizontal and vertical direction is estimated to control the decimation filter function and the vertical data processing in the adaptive mode (AFS and AFG bits). The input field can be divided into two vertical regions - the bypass region and the scaling region, which are defined via I2C-bus by the parameters VS, VC, YO and YS.

7.4.5.1 Vertical bypass region

Data are not scaled and independent of I2C bits FS1 and FS0; the output format is always 8-bit gray scale (monochrome). The SAA7196 outputs all active pixels of a line, defined by the HREF input signal if the vertical bypass region is active. This can be used, for example, to store video text information in the field memory. The start line of the bypass region is defined by the I²C bits VS; the number of lines to be bypassed is defined by VC.

7.4.5.2 Vertical scaling region

Data is scaled with start at line YO and the output format is selected when FS1 and FS0 are valid. This is the 'normal operation' area. The input/output screen dimensions in horizontal and vertical direction are defined by the parameters XO, XS and XD for horizontal and YO, YS and YD for vertical.

The circuit processes XS samples of a line. Remaining pixels are ignored if a line is longer than XS. If a line is

shorter than XS, processing is aborted when the falling edge of HREF is detected. In this case the output line will have less than XD samples.

7.4.5.3 Vertical regions (see Fig.12)

- The two regions can be programmed via I²C-bus, whereby regions should not overlap (active region overrides the bypass region)
- The start of a normal active picture depends on video standard and has to be programmed to the correct value
- The offsets XO and YO have to be set according to the internal processing delays to ensure the complete number of destination pixels and lines (refer to Table 30)
- The scaling parameters can be used to perform a panning function over the video frame/field.

7.4.6 OUTPUT DATA REPRESENTATION AND LEVELS

Output data representation of the YUV data can be modified by bit MCT (subaddress 30). The DC gain is 1 for YUV input data. The corresponding RGB levels are defined by the matrix equations; they are limited to the range of 1 to 254 in the 8-bit domain according to CCIR 601. In the event the YUV or monochrome luminance output formats are selected and bit $LLV = 1$, the luminance levels can be limited to:

- $16 (239) = black$
- 235 (20) = white
- $($... $)$ = gray scale luminance levels.

For the 5-bit RGB formats a truncation from 8-bit to 5-bit word width is implemented. Fill values are inserted dependent on long word position and destination size (see Section 7.4.9):

- '1' for 24-bit RGB, Y and two's complement UV
- '128' for UV (straight binary)
- '254' in 8-bit gray scale format.

7.4.7 OUTPUT FIFO REGISTER AND VRAM PORT

The output FIFO register is the buffer between the video data stream and the VRAM data input port. Resized video data are buffered and formatted. 32-, 24- and 16-bit video data modes are supported. The various formats are selected by the bits EFE, VOF, FS1 and FS0. VRAM port formats are shown in Tables 7, 8 and 9. The FIFO register capacity is 16 words \times 32-bit (for 32-, 24- or 16-bit video data).

The I²C bits LW1 and LW0 can be used to define the position of the first pixel each line in the 32-bit long word format or to shift the UV sequence to VU in the 16-bit YUV formats. In case of YUV output, an odd pixel count XD results in an incomplete pair of UV data at the end $(LW = 0)$ or beginning $(LW = 2)$ of a line.

VRAM port inputs:

- VMUX, the VRAM output multiplexing signal
- VCLK to clock the FIFO register output data
- $\overline{\bullet}$ VOE to enable output data.

VRAM port outputs:

- HFL flag (half-full flag)
- INCADR (refer to Section 7.4.9)
- VRO31 to VRO0 VRAM port output data
- The reference signals for pixel and line selection on outputs VRO7 to VRO0 (only for 24- and 16-bit video data formats refer to Section 7.4.10).

7.4.8 VRAM PORT TRANSFER PROCEDURES

Data transfer on the VRAM port can be done asynchronously controlled by outputs HFL, INCADR and input VCLK (data burst transfer with bit $TTR = 0$).

Data transfer on the VRAM port can be done synchronously controlled by output reference signals on outputs VRO7 to VRO0 and a continuous VCLK of clock rate of $\frac{1}{2}$ LLC (transparent data transfer with bit TTR = 1).

In general: the scaling capability of the SAA7196 can be used in various applications.

7.4.9 DATA BURST TRANSFER MODE

Data transfer on the VRAM port is asynchronously $(TTR = 0)$. This mode can be used for all output formats. Four signals for communication with the external memory are provided:

- HFL flag: the half-full flag of the FIFO output register is raised when the FIFO contains at least 8 data words $(HFL = HIGH)$. By setting $HFL = 1$, the SAA7196 requests a data burst transfer by the external memory controller, that has to start a transfer cycle within the next 32 LLC cycles for 32-bit long word modes (16 LLC cycles for 16- and 24-bit modes). If there are pixels in the FIFO at the end of the line, which are not transferred, the circuit fills up the FIFO register with 'fill pixels' until it is half-full and sets the HFL flag to request a data burst transfer. After transfer is done, HFL is used in combination with INCADR to indicate the line increments (see Fig.13).
- INCADR output signal is used in combination with HFL to control horizontal and vertical address generation for a memory controller. The pulse sequence depends on field formats (interlace/non-interlaced or odd/even fields, see Figs 14 and 15) and control bits OF1 and OF0 (subaddress 20).
- VCLK input signal to clock the FIFO register output data VRO(n). New data are placed on the VRO(n) port with the rising edge of VCLK (see Fig.13).
- $\overline{}$ VOE input enables output data VRO(n). The outputs are in 3-state mode at \overline{VOE} = HIGH. VOE changes only when VCLK is LOW. If VCLK pulses are applied during \overline{VOE} = HIGH, the outputs remain inactive, but the FIFO register accepts the pulses.

It means:

HFL = 1 at the rising edge of INCADR: the 'end of line' is reached; request for line address increment

HFL = 0 at the rising edge of INCADR: the 'end of field/frame' is reached; request for line and pixel address reset.

7.4.10 TRANSPARENT DATA TRANSFER MODE

Data transfer on the VRAM port can be achieved synchronously $(TTR = 1)$ controlled by output reference signals on outputs VRO7 to VRO0, and a continuous clock rate of ¹⁄ 2LLC on input VCLK. The SAA7196 delivers a continuously processed data stream. Therefore, the extended formats of the VRAM output port are selected (bit $EFE = 1$; see Table 10).

The output signals VRO7 to VRO0 have to be used to buffer qualified preprocessed RGB or YUV video data. To avoid read/write collision at the internal FIFO, the VCLK timing and polarity must accord to the CREFB specification.

The YUV data is only valid in qualified time slots. Control output signals are (see Table 10 and Fig.16):

- \bullet α : keying signal of the chroma keyer
- O/E: odd/even field bit according to the internal field processing
- VGT: vertical gate signal, '1' marks the scaling window in vertical direction from YO to $(YO + YS)$ lines, cut by VS
- HGT: horizontal gate signal, '1' marks horizontal direction from XO to (XO + XS) lines, cut by HREF
- HRF: delay compensated horizontal reference signal
- LNQ: line qualifier signal, active polarity is defined by bit QPL
- PXQ: pixel qualifier signal, active polarity is defined by bit QPP.

7.4.10.4 VRAM port specifications

7.4.10.1 Interlaced processing (OF bits, subaddress 20)

To support correct interlaced data storage, the scaler delivers two INCADR/HFL sequences in each qualified line and an additional INCADR/HFL sequence after the vertical reset sequence at the beginning of an ODD field. Thereby, the scaled lines are automatically stored in the right sequence.

7.4.10.2 INCADR timing

The distance from the last half-full request (HFL) to the INCADR pulse may be longer than $64 \times$ LLC. The state of HFL is defined for minimum $2 \times$ LLC afterwards.

7.4.10.3 Monochrome format (see Table 10)

In case of $TTR = 1$ and $EFE = 1$ is $Ya = Yb$.

Note

1. $X =$ don't care.

1996 Nov 04 26

Table 8 VRAM port output data formats for bits 31 to 16 (continued in Table 9) EFE-bit = 0 and VOF-bit = 1 (controllable via l^2C -bus); burst mode only; note 1.

Note

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number; $a, b, c, d = \text{consecutive pixels}.$

Table 9 VRAM port output data formats for bits 15 to 0 (continued from Table 8) EFE-bit = 0 and VOF-bit = 1 (controllable via l^2C -bus); burst mode only; note 1.

Note

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number; $a, b, c, d = \text{consecutive pixels.}$

Table 10 VRAM port output data formats for bits 31 to 16 (continued in Table 11)

EFE-bit = 1 and VOF-bit = 1 (controllable via l^2C -bus); burst- and transparent- modes; notes 1 to 3.

Notes

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number; a and $b =$ consecutive pixels; $O/E =$ odd/even flag.

- 2. YUV 16-bit format: the keying signal α is defined only for YU time steps. The corresponding YV sample has also to be keyed. The α signal in monochrome mode can be used only in the transparent mode (TTR = 1), in this case $Ya = Yb.$
- 3. Data valid only when transparent mode active (bit TTR = 1) and VCLK pin connected to $1/2$ LLC clock rate.

Table 11 VRAM port output data formats for bits 15 to 0 (continued from Table 10) EFE-bit = 1 and VOF-bit = 1 (controllable via l^2C -bus); burst- and transparent- modes; notes 1 to 3.

Notes

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number; a and $b =$ consecutive pixels; $O/E =$ odd/even flag.

- 2. YUV 16-bit format: the keying signal α is defined only for YU time steps. The corresponding YV sample has also to be keyed. The α signal in monochrome mode can be used only in the transparent mode (TTR = 1), in this case $Ya = Yb.$
- 3. Data valid only when transparent mode active (bit TTR = 1) and VCLK pin connected to $1/2$ LLC clock rate.

Table 12 VRAM port output formats for bits 31 to 16 (continued in Table 13)

EFE-bit = 0 and VOF-bit = 0 (controllable via l^2C -bus); burst mode only; note 1.

Note

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number; a, b, c, $d =$ consecutive pixels; $Z =$ high-impedance (3-state).

Table 13 VRAM port output data formats for bits 15 to 0 (continued from Table 12) EFE-bit = 0 and VOF-bit = 0 (controllable via 1^2C -bus); burst mode only; note 1.

Note

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number; a, b, c, $d =$ consecutive pixels; $Z =$ high-impedance (3-state).

7.4.11 FIELD PROCESSING

The phase of the field sequence (odd/even dependent on inputs HREF and VS) is detected by means of the falling edge of VS. The current field phase is reported in the status byte by bit OEF (see Table 14). Bit OEF can be stable 0 or 1 for non-interlaced input frames or non-standard input signals VS and/or HREF (nominal condition for VS and HREF; SAA7196 with active vertical noise limiter). A free-running odd/even flag is generated for internal field processing if the detection reports a stable bit OEF. Bit POE (subaddress 0B) can be used to change the polarity of the internal flag (in case of non-standard VS and HREF signals) to control the phase of the free-running flag and to compensate mis-detections. Thus, the SAA7196 can be used under various VS/HREF timing conditions.

The SAA7196 operates on fields. To support progressive displays and to avoid movement blurring and artifacts, the circuit can process both or single fields of interlaced or non-interlaced input data. Therefore the OF bits can be used. Bits OF1 and OF0 (see Table 30) determine the INCADR/HFL generation in 'data burst transfer mode'. One of the fields (odd or even) is ignored when $OF1 = 1$; then no line increment sequence (INCADR/HFL) is generated, the vertical reset pulse is only generated.

With OF1 = OF0 = 0 the circuit supports correct interlaced data storage (see section 7.4.10.1).

7.4.12 OPERATION CYCLE

The operation is synchronized by the input field. The cycle is specified in the flow chart (see Fig.17).

The circuit is inactive after power-on reset, $VPE = 0$ and the FIFO control is set 'empty'. The internal control registers are updated with the falling edge of the VS signal. The circuit is switched active and waits for a transmission of VS and a vertical reset sequence to the memory controller. Afterwards, the scaler waits for the beginning of a scaling or bypass region. If the active scaling region begins, while the bypass region is active, the bypass region is interrupted. If a vertical sync appears, the processing of the current line is finished. Then, the scaler performs a coefficient update and generates a new vertical reset (if it is still active).

Line processing starts when a line is decided to be active, the circuit starts to scale it. Active pixels are loaded into the FIFO register. An HFL flag is generated to initialize a data transfer when eight words are completed. The end of a line is reached when the programmed pixel number is processed or when a horizontal sync pulse occurs. If there are pixels in the FIFO register, it is filled up until it is half-full to cause a data transfer. Horizontal increment pulses are transmitted after this data transfer.

The scaler part will always wait for the HREF/VS pulse before the line increment/vertical reset sequence is performed.

After each line/field, the FIFO control is set to empty when the increment/vertical reset pulses are transmitted. No additional actions are necessary if the memory controller has ignored the HFL signal. There is no need to handle over-/underflow of the FIFO register.

7.5 Power-on reset

Power-on reset is activated at power-on or when the supply voltage decreases below 3.5 V. The indicator output RES is LOW for a time. The RES signal can be applied to reset other circuits of the digital TV system.

- Bits VTRC and SSTB in subaddress '0DH' are set to zero
- All bits in subaddress '0EH' are set to zero
- The FIFO register contents are undefined
- Outputs VRO, YUV, CREFB, LLCB, HREF, HS and VS are set to 3-state
- Output INCADR = HIGH
- Output HFL = LOW until bit VPE is set to '1'
- Subaddress '30' is set to 00H and bit VPE in subaddress '20H' is set to zero (see Table 29).
8 PROGRAMMING MODEL

8.1 I2C-bus format

Notes

1. START condition.

2. 0100 000X ($l^2CSA = LOW$) or 0100 001X ($l^2CSA = HIGH$); X = read/write control bit $[X = 0:$ order to write (the circuit is slave receiver); $X = 1:$ order to read (the circuit is slave transmitter)].

- 3. Acknowledge, generated by the slave.
- 4. Subaddress byte (see Tables 16 to 30); if more than 1 byte data is transmitted, auto-increment of the subaddress is performed.
- 5. DATA byte (see Tables 16 to 30).
- 6. STOP condition.

8.2 I2C-bus status information

Table 14 I²C-bus status byte (X in address byte = 1; 41H at I²CSA = LOW or 43H at I²CSA = HIGH); see Table 15

Table 15 Function of status bits; note 1

Note

1. Software model of SAA7196 compatible with ID3 to ID0 = 0; version V0 (first version).

8.3 Decoder part

Table 16 I²C-bus decoder control; subaddress and data bytes for writing (X in address byte = 0; 40H at I²CSA = LOW or 42H at $I^2CSA = HIGH$)

FUNCTION SUBADDRESS		DATA								DF(1)
		D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Increment delay	00	IDEL7	IDEL6	IDEL5	IDEL4	IDEL3	IDEL2	IDEL1	IDEL0	
H-sync begin; 50 Hz	01	HSYB7	HSYB6	HSYB5	HSYB4	HSYB3	HSYB ₂	HSYB1	HSYB0	
H-sync stop; 50 Hz	02	HSYS7	HSYS6	HSYS5	HSYS4	HSYS3	HSYS2	HSYS1	HSYS0	
H-clamp begin; 50 Hz	03	HCLB7	HCLB6	HCLB5	HCLB4	HCLB3	HCLB ₂	HCLB1	HCLB0	
H-clamp stop; 50 Hz	04	HCLS7	HCLS6	HCLS5	HCLS4	HCLS3	HCLS2	HCLS1	HCLS0	
H-sync after PHI1; 50 Hz	05	HPHI7	HPHI6	HPHI ₅	HPHI4	HPHI3	HPHI ₂	HPHI1	HPHI0	
Luminance control	06	BYPS	PREF	BPSS1	BPSS0	CORI1	CORIO	APER1	APER0	
Hue control	07	HUEC7	HUEC6	HUEC ₅	HUEC4	HUEC ₃	HUEC2	HUEC1	HUEC0	
Colour-killer QUAM	08	CKTQ4	CKTQ3	CKTQ2	CKTQ1	CKTQ0	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	
Colour-killer SECAM	09	CKTS4	CKTS3	CKTS2	CKTS1	CKTS0	$\overline{0}$	$\overline{0}$	$\overline{0}$	
PAL switch sensitivity	0A	PLSE7	PLSE6	PLSE5	PLSE4	PLSE3	PLSE2	PLSE1	PLSE0	
SECAM switch sensitivity	0 _B	SESE7	SESE6	SESE5	SESE4	SESE3	SESE2	SESE1	SESE0	
Chroma gain control	0C	COLO	LFIS1	LFIS0	0	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	
Standard/mode control	0D	VTRC	0	$\mathbf 0$	$\boldsymbol{0}$	RTSE	HRMV	SSTB	SECS	
I/O and clock control	0E	HPLL	$\mathbf 0$	OECL	OEHV	OEYC	CHRS	GPSW2	GPSW1	
Control #1	0F	AUFD	FSEL	SXCR	SCEN	$\mathbf 0$	YDEL2	YDEL1	YDEL0	
Control #2	10	$\mathbf 0$	0	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	HRFS	VNOI1	VNOI0	
Chroma gain reference	11	CHCV7	CHCV6	CHCV ₅	CHCV4	CHCV3	CHCV2	CHCV1	CHCV0	
Chroma saturation	12	$\mathbf 0$	SATN6	SATN ₅	SATN4	SATN3	SATN ₂	SATN1	SATN0	
Luminance contrast	13	$\overline{0}$	CONT6	CONT5	CONT4	CONT3	CONT ₂	CONT1	CONT0	
H-sync begin; 60 Hz	14	HS6B7	HS6B7	HS6B7	HS6B7	HS6B7	HS6B7	HS6B7	HS6B7	
H-sync stop; 60 Hz	15	HS6B7	HS6B7	HS6B7	HS6B7	HS6B7	HS6B7	HS6B7	HS6B7	
H-clamp begin; 60 Hz	16	HC6B7	HC6B7	HC6B7	HC6B7	HC6B7	HC6B7	HC6B7	HC6B7	
H-clamp stop; 60 Hz	17	HC6S7	HC6S7	HC6S7	HC6S7	HC6S7	HC6S7	HC6S7	HC6S7	
H-sync after PHI1: 60 Hz	18	HP617	HP616	HP6I5	HP6I4	HP6I3	HP6I2	HP6I1	HP6I0	
Luminance brightness	19	BRIG7	BRIG ₆	BRIG5	BRIG4	BRIG3	BRIG2	BRIG1	BRIG0	
Reserved	1A to 1F	$\mathbf 0$	$\mathbf 0$	$\pmb{0}$	0	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	

Note

1. Default register contents to be filled in by hand.

Table 18 Aperture band-pass to select different characteristics with maximums (0.2 to 0.3 \times 1/₂LLC); for characteristics see Figs 19 to 28

Table 19 Coring range for high frequency components according to 8-bit luminance

Table 20 Aperture band-pass filter weights high frequency components of luminance signal; for characteristics see Figs 19 to 28

Table 21 Automatic gain control (AGC filter)

Table 22 General purpose switches

Table 23 Luminance delay compensation

Note

1. Step size = $2/\text{LCC} = 67.8$ ns for 50 Hz and 81.5 ns for 60 Hz.

Table 24 Vertical noise reduction

Table 25 Chrominance gain control; note 1

Note

1. Default programmed values dependent on application.

Table 26 Chrominance saturation control for VRAM port

Table 27 Luminance contrast control for VRAM port

Table 28 Luminance brightness control for VRAM port

8.4 Scaler part

Table 29 I 2C-bus scaler control; subaddress and data bytes for writing

Notes

- 1. Default register contents to be filled in by hand.
- 2. Continued in '24'.
- 3. Continued in '28'.
- 4. Continued in '2B'.
- 5. Data representation, transfer mode and adaptivity.

Table 30 Function of the register bits of Table 29 for subaddresses '20' to '30'

VC8 to VC0 '29 and 2B' vertical bypass count, sets length of bypass region (straight binary) 0 0000 0000; 0 line length 1 1111 1111; 511 lines length (maximum = number of lines/field − 3) POE polarity, internally detected odd/even flag O/E $0 =$ flag unchanged $1 =$ flag inverted VL7 to VL0 $2C$ set lower limit V for colour-keying (8-bit; two's complement) 1000 0000; as maximum negative value = −128 signal level 0000 0000; limit = 0 0111 1111; as maximum positive value = $+127$ signal level $VIII$ 7 to $VIII$ '2D' set upper limit V for colour-keying (8-bit; two's complement) 1000 0000; as maximum negative value = −128 signal level 0000 0000; limit = 0 0111 1111; as maximum positive value $= +127$ signal level UL7 to UL0 '2E' set lower limit V for colour-keying (8-bit; two's complement) 1000 0000; as maximum negative value = −128 signal level 0000 0000; limit = 0 0111 1111; as maximum positive value $= +127$ signal level UU7 to UU0 '2F' set upper limit V for colour-keying (8-bit; two's complement) 1000 0000; as maximum negative value = −128 signal level 0000 0000; limit = 0 0111 1111; as maximum positive value = $+127$ signal level **VOF** '30' VRAM bus output format $0 =$ enabling of 32 to 16-bit multiplexing via VMUX (pin 46) $1 =$ disabling of 32 to 16-bit multiplexing via VMUX (pin 46) AFG adoptive geometrical filter 0 = linear H and V data processing 1 = approximated geometrical H and V interpolation (improved scaling accuracy of luminance) LLV luminance limiting value 0 = amplitude range between 1 and 254 1 = amplitude range between 16 and 235, suitable for monochrome and YUV modes MCT monochrome and two's complement output data select $0 =$ inverse gray scale luminance (if gray scale is selected by FIS bits) or straight binary U, V data output 1 = non-inverse monochrome luminance (if gray scale is selected by FS bits) or two's complement U, V data output QPL **line qualifier polarity flag** 0 = LNQ is active-LOW (pin 52) 1 = LNQ is active-HIGH

Table 31 Set output field mode

Table 32 First pixel position in VRO data for $FS1 = 0$; $FS0 = 0$ (RGB) and $FS1 = 0$; $FS0 = 1$ (YUV)

Table 33 First pixel position in VRO data for FS1 = 1; FS0 = 1 (monochrome); note 1

Note

1. $X =$ don't care.

Table 34 FIFO output register format select (bit EFE; see '30')

Table 35 Horizontal decimation filter

Table 36 Vertical luminance data processing

9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

Note

1. Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

10 CHARACTERISTICS

 $V_{DD} = 4.5$ to 5.5 V; T_{amb} = 0 to 70 °C; unless otherwise specified.

Notes

- 1. Levels measured with load circuits dependent on output type. Control outputs (HREF and VS excluded): 1.2 kΩ at 3 V (TTL load) and C_L = 25 pF. Data, HREF and VS outputs: 1.2 kΩ at 3 V (TTL load) and C_L = 50 pF.
- 2. Data input signals are CVBS7 to CVBS0, CHR7 to CHR0 (related to LLC) and YUV15 to YUV0. Control input signals are HREF, VS and DIR.
- 3. Data outputs are YUV15 to YUV0. Control outputs are HREF, VS, HS, HSY, HCL, SODD, SVS, SHREF, PXQ, LNQ, RTCO, RTS1 and RTS0.
- 4. The minimum propagation delay from 3-state to data active is 0 related to the falling edge of LLCB.
- 5. If the internal oscillator is not being used, the applied clock signal must be TTL-compatible.
- 6. Philips catalogue number 9922 520 30004.
- 7. CREFB-timing also valid for VCLK in transparent mode (see Fig.32).
- 8. Maximum t_{VCLK} = 200 ns for test mode only. The applicable maximum cycle time depends on data format, horizontal scaling and input data rate.
- 9. Measured at 1.5 V level; t_{pl} may be infinite.
- 10. Timings of VRO refer to the rising edge of VCLK.
- 11. The timing of INCADR refers to LLCB; the rising edge of HFL always refers to LLCB. During a VRAM transfer, the falling edge of HFL is generated by VCLK. Both edges of HFL refer to LLCB during horizontal increment and vertical reset cycles.
- 12. Asynchronous signals. Its timing refers to the 1.5 V switching point of \overline{VOE} input signal (pin 53).
- 13. The timing refers to the 1.5 V switching point of VMUX signal (pin 46) in 32- to 16-bit multiplexing mode. Corresponding pairs of VRO outputs are together connected.

t LLC t LLCH 2.6 V clock input 1.5 V LLC 0.6 V t SU t f → l l → l r t HD1 \rightarrow 2.0 V data input not valid MHA413 0.8 V CVBS, CHR ,他们的人们就是一个人的人,他们的人们就是一个人的人,他们的人们就是一个人的人,他们的人们就是一个人的人,他们的人们就是一个人的人,他们的人们就是一个人的人,他们 Fig.33 Data input timing by LLC.

11 PROCESSING DELAYS

Table 37 Processing delays of signals

12 APPLICATION INFORMATION

12.1 Programming example

Coefficients to set operation for application circuits Figs 35 and 36. Slave address byte is 40H at pin 5 connected to $V_{\rm SSD}$ (or 42H at pin 5 connected to V_{DDD}).

Notes

- 1. Dependent on application (Figs 35 and 36).
- 2. For QUAM standards.
- 3. HPLL is in TV-mode, value for VCR-mode is 84H (85H for SECAM VCR-mode).
- 4. For SECAM.
- 5. For Y/C-mode.
- 6. Nominal value for UV-CCIR-level with NTSC source.
- 7. Nominal value for UV-CCIR-level with PAL source.
- 8. ROM-table is active, scaler processes both fields for interlaced display; VRAM port enabled; long word position = 0; 16-bit 4:2:2 YUV output format selected.
- 9. Scaler processes a segment of (384 pixels × 144 lines) with defaults XO and YO set to the first valid pixel/line and line/field (for decoder as input source) with scaler factors of 1 : 1; horizontal and vertical filters are bypassed, filter select adaptability is disabled.
- 10. If no scaling and panning is wanted, the parameters XD, XS, YD and YS should be set to maximum (3FFH) and the parameters XO and YO should be set to minimum (000H). In this case, the HREF and VS signals define the processing window of the scaler.
- 11. No vertical bypass region is defined.
- 12. Chrominance keyer is disabled ($VL = 0$, $VU = -1$).
- 13. 32-bit to 16 VRAM port MUX, adaptive scale and Y-limiter are disabled; pixel and line qualifier polarity for transparent mode are set to zero (active); data burst transfer for the 32-bit long word formats is set.

13 PACKAGE OUTLINE

QFP120: plastic quad flat package;

<u> III III III III IIII III I</u> c \Box y $\overline{\mathsf{x}}$ A 90 61 Z_{E} 60 91 $\ddot{}$ e Q E H_E A ^{A_{2}A₁</sup>} (A_3) θ $\overline{\bigoplus}$ w $\overline{\bigcirc}$ Lp b L pin 1 index detail X 120 31 30 1 z_D \bigoplus W \bigcirc $= v \circ A$ \sqrt{e} b_p B D $= v \otimes B$ H_D 5 10 mm scale **DIMENSIONS (mm are the original dimensions)**

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

SOT349-1

14 SOLDERING

14.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

14.2 Reflow soldering

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

14.3 Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- **A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.**
- **The footprint must be at an angle of 45**° **to the board direction and must incorporate solder thieves downstream and at the side corners.**

Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

14.4 Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

15 DEFINITIONS

16 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

17 PURCHASE OF PHILIPS I2C COMPONENTS

Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
Digital video decoder, Scaler and Clock Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

NOTES

Digital video decoder, Scaler and Clock Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

NOTES

Digital video decoder, Scaler and Clock Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America **Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 **Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 **Belarus:** Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 **Belgium:** see The Netherlands **Brazil:** see South America **Bulgaria:** Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 **Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 **China/Hong Kong:** 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 **Colombia:** see South America **Czech Republic:** see Austria **Denmark:** Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 **Finland:** Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580/xxx **France:** 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 **Germany:** Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 **Greece:** No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 **Hungary:** see Austria **India:** Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 **Indonesia:** see Singapore **Ireland:** Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 **Israel:** RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 **Italy:** PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 **Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 **Korea:** Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 **Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 **Mexico:** 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 **Middle East:** see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 **New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 **Norway:** Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 **Philippines:** Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 **Poland:** Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 **Portugal:** see Spain **Romania:** see Italy **Russia:** Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 247 9145, Fax. +7 095 247 9144 **Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 **Slovakia:** see Austria **Slovenia:** see Italy **South Africa:** S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 **South America:** Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA Tel. +34 3 301 6312, Fax. +34 3 301 4107 **Sweden:** Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 **Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 **Taiwan:** PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1, P.O. Box 22978 TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444 **Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 **Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 **Ukraine**: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 **United Kingdom:** Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 **United States:** 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 **Uruguay:** see South America **Vietnam:** see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1996 SCA52

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands 657021/1200/01/pp76 Date of release: 1996 Nov 04 Document order number: 9397 750 01459

Let's make things better.

